Editing ECE 2031

From Georgia Tech Student Wiki

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

Latest revision Your text
Line 6: Line 6:
 
== Topic List ==
 
== Topic List ==
 
* CAD Tools
 
* CAD Tools
βˆ’
* Logic Synthesis using an [[wikipedia:Hardware_description_language|HDL]]
+
* Logic Synthesis using an HDL
 
* HDL models of basic gates and logic operations
 
* HDL models of basic gates and logic operations
βˆ’
* Combinational design using multiple methods: primitive gates, schematic capture for [[wikipedia:Field-programmable_gate_array|FPGA]]<nowiki/>s, and VHDL
+
* Combinational design using multiple methods: primitive gates, schematic capture for FPGAs, and VHDL
 
* HDL based simulation and synthesis with FPGAs
 
* HDL based simulation and synthesis with FPGAs
 
* Examination of real timing issues on hardware using timing simulation, oscilloscope, and logic analyzer
 
* Examination of real timing issues on hardware using timing simulation, oscilloscope, and logic analyzer

Please note that all contributions to Georgia Tech Student Wiki are considered to be released under the Creative Commons Attribution-ShareAlike (see GT Student Wiki:Copyrights for details). If you do not want your writing to be edited mercilessly and redistributed at will, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource. Do not submit copyrighted work without permission!

Cancel Editing help (opens in new window)